A Low power 50 nm Technology Based CMOS Inverter with Sleep Transistor Scheme

Arun Kumar Sunaniya, Kavita Khare

Department of Electronics and Communication, MANIT Bhopal, India

Abstract— This paper proposes a sleep transistor based minimum size inverter in BSIM4.3.0, 50nm CMOS technology with supply voltage of 1V, power dissipation of 46.28nW at 0.502V and maximum drain current of 70nA. The operating frequency is 1GHz. The disadvantage is decrease in voltage swing by 15% compared to the conventional CMOS Inverter of the same size, whereas the power dissipation is only 1.117% of the power dissipated by classical CMOS inverter and operating frequency is almost 2 times. It is able to satisfy the low standby power requirement and simultaneously high performance during the active mode for many mixed signal applications.

Keywords-Sleep transistor, 50nm, BSIM4.3.0, Voltage Swing.

I. INTRODUCTION

The minimum channel length of the transistor will be scaled down to 30 nm in 2012 [15] according to the roadmap of semiconductors. In addition to this downscaling, today's System-On-Chip (SoC) [6] trends forces analog and mixedsignal integrated circuits to be integrated with complex digital processors and memory on a single chip. The mixed signal integrated circuits therefore should dissipate as low power as possible.

BSIM4, [8, 14] as the extension of BSIM3 model, addresses the MOSFET physical effects into sub-100nm regime.

The classical CMOS inverter shown in Fig.1 is designed at 50nm and analysed; the results are shown in Table 1. The general equation of I_{ds} for both triode and saturation region for sub 100nm device is given in (1) [14].

$$I_{ds} = \frac{I_{dse} NF}{1 + \frac{N_{ds} I_{dse}}{V_{dseff}}} \left[1 + \frac{1}{c_{elm}} ln \left(\frac{V_A}{V_{Asat}} \right) \right], \left(1 + \frac{V_{ds} - V_{dseff}}{V_{ADIBL}} \right), \left(1 + \frac{V_{ds} - V_{dseff}}{V_{ADITS}} \right), \left(1 + \frac{V_{ds} - V_{dseff}}{V_{ASCBE}} \right)$$

$$(1)$$

On solving with substitution and elimination the equation turns out to be (2).[5, 4, 3, 14]

$$I_{ds} = W v_{sat} C_{ox}^{t} \left(V_{gs,m,p} - V_{th,m,p} - V_{ds,sat} \right)$$
(2)
Where, W = Width

$$v_{gat} = \mu_{n,q} \frac{dV(y)}{dy} \tag{3}$$

$$\boldsymbol{C}_{ox} = \boldsymbol{C}_{ox}^* \boldsymbol{W} \boldsymbol{L}$$
(4)

$$C_{ox}' = \frac{\sigma_{cx}}{c_{cx}}$$
(5)

$$\varepsilon_{ox} = 3.97\varepsilon_0 \tag{6}$$





$$\begin{split} V_{th} &- V_{th,L} + \gamma_B \left[\frac{N_{sub}}{N_{eff}} \left(2\psi_F \right) - V_{bs} \right]^{\frac{1}{2}} - \\ \gamma_A \frac{N_{sub}}{N_{eff}} \left(2\psi_F \right)^{\frac{1}{2}} - \frac{bt_{ex}}{d_1} \left[2(\psi_{bi} - V_{bs} + V_{ds}) \right] \exp\left(- \frac{\pi L}{4d_1} \right) \end{split}$$

$$_{1} = \left(\frac{a a_{g_{1}}}{g_{N_{eff}}}\right)^{\frac{1}{2}} \left(2, \varphi_{f}\right)^{\frac{1}{2}}$$
(8)

(7)

$$\mathcal{Q}_{\text{Bf}} = \frac{k\tau}{q} \ln\left(\frac{N_{\text{Ef}}N_{\text{eff}}}{n_{\text{f}}^{4}}\right) \tag{9}$$

$$\varphi_F = \frac{kT}{q} in \left(\frac{N_{eff}}{n_1} \right) \tag{10}$$

$$\gamma_{d} = \frac{\sqrt{2q} q_{d} N_{d} \gamma}{q_{cd}} \tag{11}$$

$$\gamma_{B} = \frac{\sqrt{2q}\sigma_{SB} N_{BB}}{c_{corr}}$$
(12)

The simulation results for Fig.1 for DC and AC analysis are shown in Fig.2 and Fig.3 respetively. For voltage transfer characterstics (VTC) and drain current (I_{dis}) Equations (1) - (7) are used. Fig.2 shows that voltage swing is 100% and $(I_{tis})_{max}$ is 4.355 *pA* at 0.511 V of input. Where as Fig.3 shows the FFT for the Fig.2 which show variation of V_{coat} from -110 db to -6.5 db, I_{tis} -118.5 db to 288.5 db from 1 to 100KHz.

d

Arun Kumar Sunaniya et al



Fig.2, VTC of Classical 50nm cmos inverter showing full voltage swing, max current I_{d} (M2) at 0.511 V I/P, P_{d} 4.14 μ w at 0.463 V I/P),



Fig.3, FFT for classical CMOS of 50 nm of V_{out} from -110 db to -6.5 db, Inter-118.5 db to 288.5 db from 1 to 100KHz.

PROPOSED INVERTER II.

The classical CMOS [1, 2, 9, 13] circuit designed in 50 nm process although have reduced power dissipation than the higher technology for the same circuit but to further reduce the power dissipation in the same technology we use many methods out of which one method is using sleep transistors [10, 11, 12]. The proposed design with sleep transistors Fig.4 of minimum size when connected to V_{dd} and ground with main circuit of the same size as being used in the classical mode the current flowing through the drain Ids Fig.6 and power dissipation Fig.7 of the circuit is reduced by many folds, the values are presented in Table 1 in detail for all the calculated parameters. The use of sleep transistors in the circuit although reduced I_{ds} and P_{d} , but the number of transistors used is 8 compared to 2 which will be responsible for increase in area. The voltage swing shown in Fig.5 is reduced by 15% which can be a big concern for the design. The mathematical equations used to calculate various parameters are shown in equation (13) to (21).[5,7]

$$P_d = C V_{dd}^2 f = V_{dd} I_{awg}$$
(13)

$$\boldsymbol{I}_{avg} = \mathbf{I}_d(\mathbf{M2}) = \boldsymbol{I}_{ds} \tag{14}$$

$$(PDP)_{max} = P_{max} (T_{PHL} + T_{PLH})$$
(15)

$$(T_{PHL} + T_{FLH}) = (\kappa_n + \kappa_p) \cdot \Gamma_{tot}$$
(16)
$$C_{rat} = C_{out} + C_{in}$$
(17)

$$C_{out} = C_{outp} + C_{outp} \tag{18}$$

$$c_{in} = c_{inn} + c_{inp} \tag{19}$$

$$\mathbf{L}_{out} = \mathbf{L}_{out} \left(W_n \cdot \mathbf{L}_n + W_p \cdot \mathbf{L}_p \right) \tag{20}$$

$$C_{tu} = \frac{1}{2}C_{ox} \cdot (W_n \cdot L_n + W_p \cdot L_p)$$
(21)



Fig.4, 50nm CMOS inverter with sleep transistors



Fig.5, Voltage transfer characteristics of 50nm inverter 15 % decrease in voltage swing (102mv-915mV)

TABLE 1

S.No	Parameter	Classisical 50nm CMOS Inverter	Proposed 50nm sleep transistor Inverter
1.	Technology	50nm	50nm
2.	V _{dd}	1V	1V
3.	$L_p = L_p$	50nm	50nm
4.	$W_{\rm sc}$	50nm	50nm
5.	W_{p}	100nm	100nm
6.	$(W_p/W_n)_{sleep}$	N.A	1
7.	Vtp	-0.22V	-0.22V
8.	V_{in}	0.22V	0.22V
9.	$\mu_{\rm p}$	0.0095	0.0095
10.	<u>µ</u> n	0.032	0.032
11.	Ê _{OX}	14 Å	14 Å
12.	C'_{os}	25 fF/ <u>µ</u> m ²	$25 \text{ fF}/\mu\text{m}^2$
13.	#Transistors	2	8
12.	Voltage Swing	100%	85%
13.	f	500MHz	1GHz
14.	(Ida)max	4.355 <u>µ</u> A	70 nA
15.	(Pa)max	4.14 21	46.28 nW
16.	T_{PLH}	120ps	90ps
17.	T_{BHL}	111ps	80ps
18.	Max PDP	956.34e-18	786.76e-20



Fig.6, Drain Current through M2 for sleep Transistor Circuit Table 1



Fig.7, Power dissipation variation of sleep transistor inverter circuit

The power delay product (PDP) for both the circuits is calculated using equation (15) whereas the T_{PLH} and T_{PLH} are determined by transient analysis, the results for transient analysis is shown in Fig.8 the clock frequency is kept at 1Ghz for the circuit under consideration. The FFT curves for both AC and DC operation are plotted in Fig.9 and Fig.10 respectively. The FFT curve for AC analysis shows that the circuit is useful upto 10GHz although it is here operated only at 1GHz. The results of Fig.9 varies from - 186.132db at 200 MHz to -6.26db at 1 GHz. The delay for the circuit is calculated from Fig.8.





Fig.9, FFT Curves at 1GHz for I_{d} (M2), V_{out} , V_{ta}

CONCLUSION

III.

The CMOS inverter is one of the most important and used circuit in all analog as well as digital applications therefore the optimization of the inverter becomes very important. The circuit presented in this paper meets the requirement of reducing power dissipation up to 46.28nW which is far less than classical CMOS inverter in which it comes about 4.14 µW. The reduction in $(I_{cls})_{max}$ is also from 4.335 µA to 70nA, T_{PLM} is 90ps where as the value of T_{PHL} remains at 80ps. The biggest disadvantage of the design is 15% less voltage swing.

REFERENCES

- [1] Baozeng Guo, Tao Ma, Yubo Zhang "Design of A Novel Domino XNOR Gate for 32 nm-node CMOS Technology" IEEE International Conference on Electric Information and Control Engineering (ICEICE) 2011, pp. 289 – 292, 2011.
- [2] Amir Zjajo Jose Pineda de Gyvez "Low-Power High-Resolution Analog to Digital Converters, Design Test and Calibration" ISBN 978-90-481-9724-8, First edition, Springer, 2011.
- [3] Hiroshi Fuketa, Satoshi Iida, Tadashi Yasufuku, Makoto Takamiya, Masahiro Nomura, Hirofumi Shinohara, Takayasu Sakurai "A Closed-form Expression for Estimating Minimum Operating Voltage (V_{DDmin}) of CMOS Logic Gates" 48th ACM/EDAC/IEEE Design Automation Conference (DAC), pp. 984 – 989, 2011.
- [4] R. Jacob Baker "CMOS: Circuit Design, Layout, and Simulation", Third Edition, Wiley-IEEE Press, ISBN 978-047088132-3, 2010.
- [5] Meghana Kulkarni, V. Sridhar, G.H. Kulkarni "4-Bit Flash Analog to Digital Converter Design using CMOS-LTE Comparator" *IEEE Conference* Circuits and Systems (APCCAS), IEEE Asia Pacific Conference, pp. 772 – 775, 2010.
- [6] R. Jacob Baker "CMOS: Mixed Signal Circuit Design", Second Edition, Wiley-IEEE Press, ISBN 978-0470-29026-2, 2009.
- [7] A.B. Bhattacharyya "Compact MOSFET Models For VLSI Design" John Wiley & Sons, ISBN: 978-0-470-82342-2, 2009.
- [8] Wang Jinhui, Gong Na, "Design of Mixed Pull-Down Network Domino XOR Gate in 45nm Technology", Chinese Journal of Semiconductors, vol.28, pp.1818-1823, Nov 2008.
- [9] Challenges in Sleep Transistor Design and Implementation in Low-Power Designs Kaijian Shi David Howard Design Automation Conference, 2006 43rd ACM/IEEE, pp 113 – 116, 2006.
- [10] Guo B Z, Gong N, Wang J H, "Designing leakage-tolerant and noise immune enhanced Low power Wide or dominos in sub-70nm CMOS technologies", Chinese Journal of Semiconductors,vol.27, pp.804-811,May 2006.
- [11] Z. Liu and V. Kursun, "Shifted leakage power characteristics of dynamic circuits due to gate-oxide tunneling," in *Proc. IEEE Int. Systems on Chip (SOC) Conf.*, pp. 151–154, Sep. 2005.
- [12] Ali Tangel and Kyusun Choi, "The CMOS Inverter as a Comparator in ADC Design", Analog Integrated Circuits and Signal Processing, 39, pp. 147-155, 2004.
- [13] Xuemei (Jane) Xi, Mohan Dunga, Jin He, Weidong Liu, Kanyu M. Cao, Xiaodong Jin, Jeff J. Ou, Mansun Chan, Ali M. Niknejad, Chenming Hu Project Director: Professor Chenming Hu Professor Ali Niknejad "BSIM4.3.0 MOSFET Model: User Manual" Department of Electrical Engineering and Computer Sciences University of California, Berkeley, CA 94720, The Regents of the University of California, 2003.
- [14] The "International Technology Road map of semiconductor" ITRS, pp 61-66, 2005..